Limit Search Results
Author
SpringerLink (Online service)
(57)
Stenström, Per. editor. (orcid)0000-0002-7441-8245
(5)
Dongarra, Jack. editor.
(4)
Gerdt, Vladimir P. editor.
(4)
Koepf, Wolfram. editor.
(4)
Language
Publication Date
-
Subject
Arithmetic and Logic Structures.
(57)
Computer architecture.
(23)
Microprocessors.
(23)
Processor Architectures.
(23)
Logic design.
(20)
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
57 Results Found Subscribe to search results
000000000000DEFAULT
Print
37. 
Cover image for Reliable Implementation of Real Number Algorithms: Theory and Practice International Seminar Dagstuhl Castle, Germany, January 8-13, 2006, Revised Papers
Reliable Implementation of Real Number Algorithms: Theory and Practice International Seminar Dagstuhl Castle, Germany, January 8-13, 2006, Revised Papers
by 
Hertling, Peter. editor.
https://doi.org/10.1007/978-3-540-85521-7
Format: 
Excerpt: 
Computer arithmetic and logic units.
38. 
Cover image for Transactions on High-Performance Embedded Architectures and Compilers I
Transactions on High-Performance Embedded Architectures and Compilers I
by 
O'Boyle, Mike. editor.
https://doi.org/10.1007/978-3-540-71528-3
Format: 
Excerpt: 
Computer arithmetic and logic units.
39. 
Cover image for Languages and Compilers for Parallel Computing 19th International Workshop, LCPC 2006, New Orleans, LA, USA, November 2-4, 2006, Revised Papers
Languages and Compilers for Parallel Computing 19th International Workshop, LCPC 2006, New Orleans, LA, USA, November 2-4, 2006, Revised Papers
by 
Almási, Gheorghe. editor.
https://doi.org/10.1007/978-3-540-72521-3
Format: 
Excerpt: 
Computer arithmetic and logic units.
40. 
Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007, Proceedings
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007, Proceedings
by 
Azemard, Nadine. editor.
https://doi.org/10.1007/978-3-540-74442-9
Format: 
Excerpt: 
Computer arithmetic and logic units.
41. 
Cover image for Advances in Computer Systems Architecture 12th Asia-Pacific Conference, ACSAC 2007, Seoul, Korea, August 23-25, 2007, Proceedings
Advances in Computer Systems Architecture 12th Asia-Pacific Conference, ACSAC 2007, Seoul, Korea, August 23-25, 2007, Proceedings
by 
Choi, Lynn. editor.
https://doi.org/10.1007/978-3-540-74309-5
Format: 
Excerpt: 
Computer arithmetic and logic units.
42. 
Cover image for High Performance Embedded Architectures and Compilers Second International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007. Proceedings
High Performance Embedded Architectures and Compilers Second International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007. Proceedings
by 
De Bosschere, Koen. editor.
https://doi.org/10.1007/978-3-540-69338-3
Format: 
Excerpt: 
Computer arithmetic and logic units.
43. 
Cover image for Recent Advances in Parallel Virtual Machine and Message Passing Interface 14th European PVM/MPI User's Group Meeting, Paris France, September 30 - October 3, 2007, Proceedings
Recent Advances in Parallel Virtual Machine and Message Passing Interface 14th European PVM/MPI User's Group Meeting, Paris France, September 30 - October 3, 2007, Proceedings
by 
Capello, Franck. editor.
https://doi.org/10.1007/978-3-540-75416-9
Format: 
Excerpt: 
Computer arithmetic and logic units.
44. 
Cover image for New Approaches to Circle Packing in a Square With Program Codes
New Approaches to Circle Packing in a Square With Program Codes
by 
Szabó, Péter Gábor. author.
https://doi.org/10.1007/978-0-387-45676-8
Format: 
Excerpt: 
Computer arithmetic and logic units.
45. 
Cover image for Mikrocontroller und Mikroprozessoren
Mikrocontroller und Mikroprozessoren
by 
Ungerer, Theo. author.
https://doi.org/10.1007/978-3-540-46819-6
Format: 
Excerpt: 
Computer arithmetic and logic units.
46. 
Cover image for Advances in Computer Systems Architecture 11th Asia-Pacific Conference, ACSAC 2006, Shanghai, China, September 6-8, 2006, Proceedings
Advances in Computer Systems Architecture 11th Asia-Pacific Conference, ACSAC 2006, Shanghai, China, September 6-8, 2006, Proceedings
by 
Jesshope, Chris. editor.
https://doi.org/10.1007/11859802
Format: 
Excerpt: 
Computer arithmetic and logic units.
47. 
Cover image for Languages and Compilers for Parallel Computing 18th International Workshop, LCPC 2005, Hawthorne, NY, USA, October 20-22, 2005, Revised Selected Papers
Languages and Compilers for Parallel Computing 18th International Workshop, LCPC 2005, Hawthorne, NY, USA, October 20-22, 2005, Revised Selected Papers
by 
Ayguadé, Eduard. editor.
https://doi.org/10.1007/978-3-540-69330-7
Format: 
Excerpt: 
Computer arithmetic and logic units.
48. 
Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings
by 
Vounckx, Johan. editor.
https://doi.org/10.1007/11847083
Format: 
Excerpt: 
Computer arithmetic and logic units.
Select an Action